J1 -- very small & simple CPU for an FPGA

David Kuehling dvdkhlng at gmx.de
Sun Dec 5 09:03:49 EST 2010

>>>>> "Sébastien" == Sébastien Bourdeauducq <sebastien.bourdeauducq at lekernel.net> writes:

> On Friday 03 December 2010 14:07:41 David Kuehling wrote:
>> Could you at least state which version and configuration of the many
>> many possible ZPUs you ran (zpu4 small vs. medium, values for
>> generics like FAST_FETCH, ENA_LEVEL0 thru 2)?

> It was the Verilog version, which does not have those parameters.

Maybe that's the problem.  That version does not have much in common
with the vanilla VHDL ZPU implementation (other than the instruction


so maybe there's a chance that the ZPU is not generally "stupid" or
"crap" after all?


GnuPG public key: http://user.cs.tu-berlin.de/~dvdkhlng/dk.gpg
Fingerprint: B17A DC95 D293 657B 4205  D016 7DEF 5323 C174 7D40
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 189 bytes
Desc: not available
URL: <http://lists.en.qi-hardware.com/pipermail/discussion/attachments/20101205/1f39eb84/attachment.pgp>

More information about the discussion mailing list