Jtag logic analyzer

Sébastien Bourdeauducq sebastien.bourdeauducq at lekernel.net
Fri Sep 17 09:56:05 EDT 2010


Why not develop a test bitstream and load it into the fpga instead of
using JTAG (which is slow)?

S.




More information about the discussion mailing list


interactive