Jtag logic analyzer

Carlos Camargo cicamargoba at gmail.com
Fri Sep 17 11:20:35 EDT 2010


Sebastien you mean build a test block with the UUT, and using this
test_block to report the results?




Carlos

On Fri, Sep 17, 2010 at 8:56 AM, Sébastien Bourdeauducq <
sebastien.bourdeauducq at lekernel.net> wrote:

> Why not develop a test bitstream and load it into the fpga instead of
> using JTAG (which is slow)?
>
> S.
>
> _______________________________________________
> Qi Hardware Discussion List
> Mail to list (members only): discussion at lists.en.qi-hardware.com
> Subscribe or Unsubscribe:
> http://lists.en.qi-hardware.com/mailman/listinfo/discussion
>



-- 
Carlos Iván Camargo Bareño
Profesor Asistente
Departamento de Ingeniería Eléctrica y Electrónica
Universidad Nacional de Colombia
cicamargoba at unal.edu.co
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.en.qi-hardware.com/pipermail/discussion/attachments/20100917/0f53e4b0/attachment.htm>


More information about the discussion mailing list


interactive